Verilog — reference sample — DedSec Project

module hello; initial begin $display("Hello, Ada!"); $finish; end endmodule

Source reference

module hello;
  initial begin
    $display("Hello, Ada!");
    $finish;
  end
endmodule